

2-Bit Dual-Supply Bidirectional I³C/I²C-Bus and SPI Voltage-Level Translator

1 FEATURES

- **Wide Supply Voltage Range:**
 - V_{CCA} : 0.72 V to 1.98 V and V_{CCB} : 0.72 V to 1.98 V; $V_{CCA} \leq V_{CCB}$
- **I_{OFF} Circuitry Provides Partial Power-Down Mode Operation**
- **Inputs Accept Voltages Up to 1.98 V and are Overvoltage Tolerant to 1.98 V**
- **Provided Voltage Level Translation for I³C, I²C-bus, SMBus, and SPI Devices**
- **ESD Protection:**
 - HBM JESD22-A114E Class 2 Exceeds 4000 V
 - CDM JESD22-C101E Exceeds 1000 V
- **Latch-Up Performance Exceeds 100 mA per JESD 78B Class II**
- **Available in XDFN1.4X1-8 package**
- **Specified from -40 °C to +125 °C**

2 APPLICATIONS

- Servers
- Wearables
- Personal Electronics

3 DESCRIPTIONS

The RS0322 is a 2-bit, dual-supply translating transceiver with auto direction sensing, that enables bidirectional voltage level translation for traditional I²C-bus/SMBus applications, 12.5 MHz I³C-bus applications and also higher speed SPI applications (with two devices). It features two 1-bit input-output ports (An and Bn), one output enable input (OE) and two supply pins (V_{CCA} and V_{CCB}). V_{CCA} can be supplied at any voltage between 0.72 V and 1.98 V and V_{CCB} can be supplied at any voltage between 0.72 V and 1.98 V, making the device suitable for translating between any of the low voltage nodes (0.8 V, 1.2 V, and 1.8 V). V_{CCA} must be $\leq V_{CCB}$ to ensure proper operation.

RS0322 can be used for both open drain as well as push-pull application which allows for level translation applications using I³C, I²C, and SPI protocols.

Pins An are referenced to V_{CCA} and pins Bn are referenced to V_{CCB} . The active HIGH OE pin is referenced to V_{CCA} and controllable by a signal in either V_{CCA} or V_{CCB} domain. A LOW level at pin OE causes the outputs to be in a high-impedance OFF-state. This device is fully specified for partial power-down applications using I_{OFF}. The I_{OFF} circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS0322	XDFN1.4X1-8	1.00mm×1.40mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 FUNCTIONAL BLOCK DIAGRAM




Table of Contents

1 FEATURES	1
2 APPLICATIONS	1
3 DESCRIPTIONS	1
4 FUNCTIONAL BLOCK DIAGRAM	2
5 REVISION HISTORY	4
6 PACKAGE/ORDERING INFORMATION ⁽¹⁾	5
7 PIN CONFIGURATION AND FUNCTIONS	6
7.1 Pin Description	6
7.2 Function Table ⁽¹⁾	6
8 SPECIFICATIONS	7
8.1 Absolute Maximum Ratings	7
8.2 ESD Ratings	7
8.3 Recommended operating conditions ⁽¹⁾	8
8.4 Typical Static Characteristics	8
8.5 Static Characteristics	9
8.6 Dynamic Characteristics	11
9 PARAMETER MEASUREMENT INFORMATION	13
10 APPLICATION AND IMPLEMENTATION	15
10.1 Application Information	15
10.2 Application Block Diagram	15
10.3 Architecture	17
10.4 Input Driver Requirements	17
10.5 Power Up And Power-Down	17
10.5.1 Power Up Sequence	17
10.5.2 Power-Down Sequence	17
10.6 Enable and Disable	17
11 LAYOUT	18
11.1 Layout Guidelines	18
11.2 Layout Example	18
12 PACKAGE OUTLINE DIMENSIONS	19
13 TAPE AND REEL INFORMATION	20

5 REVISION HISTORY

Note: Page numbers for previous revisions may differ from page numbers in the current version.

VERSION	Change Date	Change Item
A.0	2026/03/24	Preliminary version completed

Preliminary version

6 PACKAGE/ORDERING INFORMATION ⁽¹⁾


PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	PACKAGE MARKING ⁽²⁾	MSL ⁽³⁾	PACKAGE OPTION
RS0322	RS0322XUTDS8	-40°C ~125°C	XDFN1.4X1-8	0322	MSL3	Tape and Reel, 5000

NOTE:

- (1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.
- (2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.
- (3) Runic classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F. Please align with Runic if your end application is quite critical to the preconditioning setting or if you have special requirement.

Preliminary version

7 PIN CONFIGURATION AND FUNCTIONS



7.1 Pin Description

NAME	PIN	FUNCTION
	XDFN1.4X1-8	
B1, B2	1, 8	B port - data input or output (referenced to V_{CCB})
GND	2	Ground (0 V)
V_{CCA}	3	Supply voltage A
A2, A1	4, 5	A port - data input or output (referenced to V_{CCA})
OE	6	Output enable input (active HIGH, referenced to V_{CCA}); signal can be from V_{CCA} or V_{CCB} domain
V_{CCB}	7	Supply voltage B

7.2 Function Table ⁽¹⁾

Supply voltage		Input	Input/output
V_{CCA}	V_{CCB}	OE ⁽²⁾	
0.72 V to 1.98 V	0.72 V to 1.98 V	L	Disconnected
0.72 V to 1.98 V	0.72 V to 1.98 V	H	A1 = B1; A2 = B2
GND ⁽³⁾	GND ⁽³⁾	X	Disconnected

(1) H = HIGH voltage level; L = LOW voltage level; X = don't care.

(2) V_{IL} and V_{IH} are referenced to V_{CCA} . The OE can be controlled by an external device that is powered by either V_{CCA} or V_{CCB} . As V_{CCB} is required to be greater than V_{CCA} , the OE pin has been designed to withstand a voltage equal to V_{CCB} (up to 1.98 V per recommended functional voltage range).

(3) When either V_{CCA} or V_{CCB} is at GND level, the device goes into power-down mode.

8 SPECIFICATIONS

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

			MIN	MAX	UNIT
V _{CCA}	Supply voltage A	V _{CCA} ≤ V _{CCB}	-0.5	2.5	V
V _{CCB}	Supply voltage B	V _{CCA} ≤ V _{CCB}	-0.5	2.5	
V _I	Input voltage	A port, B port, and OE ⁽²⁾	-0.5	2.5	
V _O	Output voltage	Active mode ^{(2) (3) (4)}	-0.5	V _{CCO} +0.25	
		Power-down or 3-state mode ⁽²⁾	-0.5	2.5	
I _{IK}	Input clamping current	V _I < 0 V	-50		mA
I _{OK}	Output clamping current	V _O < 0 V	-50		
I _O	Output current	V _O = 0 V to V _{CCO} ⁽³⁾		±50	
I _{CC}	Supply current	I _{CC(A)} or I _{CC(B)}		100	
I _{GND}	Ground current		-100		
θ _{JA}	Package thermal impedance ⁽⁵⁾	XDFN1.4X1-8		265	
T _{stg}	Storage Temperature Range		-65	150	°C
P _{tot}	Total power dissipation	T _{amb} = -40°C to 125°C		125	mW

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

(2) The minimum input and minimum output voltage ratings can be exceeded if the input and output current ratings are observed.

(3) V_{CCO} is the supply voltage associated with the output.

(4) V_{CCO} + 0.25 V should not exceed 2.5 V.

(5) The package thermal impedance is calculated in accordance with JEDEC-51.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
V _(ESD)	Electrostatic discharge		V
	Human-Body Model (HBM)	±4000	
	Charged Device Model (CDM)	±1000	



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.3 Recommended operating conditions ⁽¹⁾

Over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V _{CCA}	Supply voltage A	V _{CCA} ≤ V _{CCB}	0.72	1.98	V	
V _{CCB}	Supply voltage B	V _{CCA} ≤ V _{CCB}	0.72	1.98	V	
V _I	Input voltage	A port, B port, and OE	0	1.98	V	
V _O	Output voltage	Power-down or 3-state mode; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V	A port	0	1.98	V
			B port	0	1.98	V
T _{amb}	Ambient temperature		-40	125	°C	
T _J	Junction temperature ⁽²⁾		-40	125	°C	
Δt/ΔV	Input transition rise and fall rate	V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		<5.3	ns/V	

(1) The A and B sides of an unused I/O pair must be held in the same state, both at V_{CCI} or both at GND.

(2) The maximum power dissipation is a function of T_{J(MAX)}, R_{θJA}, and T_A. The maximum allowable power dissipation at any ambient temperature is P_D = (T_{J(MAX)} - T_A) / R_{θJA}. All numbers apply for packages soldered directly onto a PCB.

8.4 Typical Static Characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); T_{amb} = 25 °C.

SYMBOL	PARAMETER	CONDITIONS	MIN ⁽¹⁾	TYP ⁽²⁾	MAX ⁽¹⁾	UNIT
C _I	Input Capacitance	OE input; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		1.6		pF
C _{I/O}	Input/Output Capacitance	A port; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		3.4		pF
		B port; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		3.4		pF

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

8.5 Static Characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	-40 °C to +85 °C		-40 °C to +125 °C		UNIT
			MIN ⁽³⁾	MAX ⁽³⁾	MIN ⁽³⁾	MAX ⁽³⁾	
V _{IH}	HIGH-Level Input Voltage	A port or B port					
		V _{CCA} = 0.72 V to 0.9 V; V _{CCB} = 0.72 V to 0.9 V ⁽¹⁾	0.75V _{CCI}		0.75V _{CCI}		V
		V _{CCA} = 0.9 V to 1.98 V; V _{CCB} = 0.9 V to 1.98 V ⁽¹⁾	0.7V _{CCI}		0.7V _{CCI}		V
		OE input					
		V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V	0.65V _{CCA}		0.65V _{CCA}		V
V _{IL}	LOW-Level Input Voltage	A or B port					
		V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		0.3V _{CCA}		0.3V _{CCA}	V
		OE input					
		V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		0.3V _{CCA}		0.3V _{CCA}	V
V _{OH}	HIGH-Level Output Voltage	I _O = -20 μA ⁽²⁾					
		A port; V _{CCA} = 0.72 V to 1.98 V	V _{CCO} - 0.285		V _{CCO} - 0.285		V
		B port; V _{CCB} = 0.72 V to 1.98 V	V _{CCO} - 0.285		V _{CCO} - 0.285		V
V _{OL}	LOW-Level Output Voltage	V _I = 0.05 V, I _O = 20 μA ⁽²⁾					
		A port; V _{CCA} = 0.72 V to 1.98 V		0.3		0.3	V
		B port; V _{CCB} = 0.72 V to 1.98 V		0.3		0.3	V
I _I	Input Leakage Current	OE input; V _I = 0 V to 1.98 V; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		±1		±2	μA
I _{OZ}	OFF-State Output Current	A or B port; V _O = 0 V or V _{CCO} ; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V ⁽²⁾		±1		±2	μA
I _{OFF}	Power Off Leakage Current	A port; V _I or V _O = 0 V to 1.98 V; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		±1		±5	μA
		B port; V _I or V _O = 0 V to 1.98 V; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		±1		±5	μA
I _{CC}	Supply Current	V _I = 0 V or V _{CCI} ; I _O = 0 A ⁽¹⁾					
		I _{CC(A)}					
		OE = LOW; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		4		10	μA
		OE = HIGH; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		4		10	μA
		V _{CCA} = 1.98 V; V _{CCB} = 0 V		4		10	μA
		V _{CCA} = 0 V; V _{CCB} = 1.98 V		-1.5		-10	μA
		I _{CC(B)}					
		OE = LOW; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		8		15	μA
		OE = HIGH; V _{CCA} = 0.72 V to 1.98 V; V _{CCB} = 0.72 V to 1.98 V		8		15	μA

		$V_{CCA} = 1.98 \text{ V}; V_{CCB} = 0 \text{ V}$		-2		-10	μA
		$V_{CCA} = 0 \text{ V}; V_{CCB} = 1.98 \text{ V}$		5		15	μA

- (1) V_{CCI} is the supply voltage associated with the input.
- (2) V_{CCO} is the supply voltage associated with the output.
- (3) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

Preliminary version

8.6 Dynamic Characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V); $T_{amb} = 25\text{ }^{\circ}\text{C}$.⁽¹⁾

SYMBOL	PARAMETER	CONDITIONS	V _{CCB}			V _{CCB}			UNIT
			1.2 V ± 10 %			1.8 V ± 10 %			
			MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	
V_{CCA} = 0.8 V ± 10 %									
t _{pd}	Propagation Delay	A to B; C _L = 15 pF		4.5			4.4		ns
		B to A; C _L = 15 pF		2.1			1.8		ns
t _{pzl}	Enable Time	OE to A; C _L = 15 pF		7.1			3		ns
		OE to B; C _L = 15 pF		8.6			6.5		ns
t _{pzh}	Enable Time	OE to A; C _L = 15 pF		4.3			3		ns
		OE to B; C _L = 15 pF		145			218		ns
t _{plz}	Disable Time	OE to A; C _L = 15 pF		103			90		ns
		OE to B; C _L = 15 pF		117.5			114.5		ns
t _{phz}	Disable Time	OE to A; C _L = 15 pF		235.1			195.3		ns
		OE to B; C _L = 15 pF		239.7			255.7		ns
t _t	Transition Time	A port; C _L = 15 pF		2.4			0.9		ns
		B port; C _L = 15 pF		2.8			2.5		ns
t _{sk(o)}	Output Skew Time	Delta between channels ⁽⁴⁾		0.12			0.04		ns
t _w	Pulse Width	Data inputs	37			37			ns
f _{data}	Data Rate		0.064		26	0.064		26	Mbps
V_{CCA} = 1.2 V ± 10 %									
t _{pd}	Propagation Delay	A to B; C _L = 15 pF		1.7			2.4		ns
		B to A; C _L = 15 pF		1.7			1.3		ns
t _{pdC}	Propagation Delay	A to B; C _L = 80 pF	NA	NA	NA		3.8		ns
		B to A; C _L = 30 pF	NA	NA	NA		1.8		ns
t _{pzl}	Enable Time	OE to A; C _L = 15 pF		5.7			5.1		ns
		OE to B; C _L = 15 pF		6.4			5.2		ns
t _{pzh}	Enable Time	OE to A; C _L = 15 pF		4.3			2.6		ns
		OE to B; C _L = 15 pF		3.7			50.1		ns
t _{plz}	Disable Time	OE to A; C _L = 15 pF		116.9			122.9		ns
		OE to B; C _L = 15 pF		130.4			126.3		ns
t _{phz}	Disable Time	OE to A; C _L = 15 pF		235.2			210.4		ns
		OE to B; C _L = 15 pF		232.9			249.8		ns
t _t	Transition Time	A port; C _L = 15 pF		2.1			0.8		ns
		B port; C _L = 15 pF		2.1			1.9		ns
t _{tC}	Transition Time	A port; C _L = 30 pF	NA	NA	NA		1.2		ns
		B port; C _L = 80 pF	NA	NA	NA		3.2		ns
t _{sk(o)}	Output Skew Time	Delta between channels ⁽⁴⁾		0.14			0.06		ns
t _w	Pulse Width	Data inputs	15			13.5			ns
f _{data}	Data Rate		0.064		52	0.064		52	Mbps

Dynamic Characteristics (Continue)

SYMBOL	PARAMETER	CONDITIONS	V _{CCB}			UNIT
			1.8 V ± 10 %			
			MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	
V_{CCA} = 1.8 V ± 10 %						
t _{pd}	Propagation Delay	A to B; C _L = 15 pF		1.3		ns
		B to A; C _L = 15 pF		1.3		ns
t _{pzl}	Enable Time	OE to A; C _L = 15 pF		2.7		ns
	Enable Time	OE to B; C _L = 15 pF		5.2		ns
t _{pzh}	Enable Time	OE to A; C _L = 15 pF		2.9		ns
	Enable Time	OE to B; C _L = 15 pF		2.5		ns
t _{plz}	Disable Time	OE to A; C _L = 15 pF		123.6		ns
		OE to B; C _L = 15 pF		124.8		ns
t _{phz}	Disable Time	OE to A; C _L = 15 pF		222.8		ns
		OE to B; C _L = 15 pF		242.6		ns
t _t	Transition Time	A port; C _L = 15 pF		1.7		ns
		B port; C _L = 15 pF		1.7		ns
t _{sk(o)}	Output Skew Time	Delta between channels ⁽⁴⁾		0.07		ns
t _w	Pulse Width	Data inputs	13.5			ns
f _{data}	Data Rate		0.064		52	Mbps

(1) t_{pd} is the same as t_{PLH} and t_{PHL}; t_t is the same as t_{THL} and t_{TLH}.


(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

(4) Skew between any two outputs of the same package switching in the same direction. One channel is not always faster than the other.

9 PARAMETER MEASUREMENT INFORMATION

Figure 1 illustrates the propagation delay times from data input (An, Bn) to data output (Bn, An), while Figure 2 shows the test circuit used for measuring switching times. Table 1 describes the measurement points, and Table 2 provides the test data.



Measurement points are given in Table 1.



V_{OL} and V_{OH} are typical output voltage levels that occur with the output load.

Figure 1. Data input (An, Bn) to data output (Bn, An) propagation delay times

Table 1. Measurement Points

V_{CCI} is the supply voltage associated with the input and V_{CCO} is the supply voltage associated with the output.

Supply Voltage	Input	Output		
V_{CCO}	V_M	V_M	V_X	V_Y
0.8 V ± 10 %	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL} + 0.08$ V	$V_{OH} - 0.08$ V
1.2 V ± 10 %	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL} + 0.12$ V	$V_{OH} - 0.12$ V
1.8 V ± 10 %	$0.5V_{CCI}$	$0.5V_{CCO}$	$V_{OL} + 0.18$ V	$V_{OH} - 0.18$ V



Test data is given in Table 2.

All input pulses are supplied by generators having the following characteristics: $PRR \leq 26$ MHz; $Z_o = 50$ Ω ; $dV/dt \geq 1.0$ V/ns.

R_L = Load resistance.

C_L = Load capacitance including jig and probe capacitance.

V_{EXT} = External voltage for measuring switching times.

Figure 2. Test circuit for measuring switching times

Table 2. Test data

Supply voltage		Input		Load		V _{EXT}		
V _{CCA}	V _{CCB}	V _I ⁽¹⁾	$\Delta t/\Delta V$	C _L	R _L ⁽²⁾	t _{PLH} , t _{PHL}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ} ⁽³⁾
0.72 V to 1.98 V	0.72 V to 1.98 V	V _{CCI}	≤ 1.0 ns/V	15 pF	50 kΩ, 1 MΩ	open	open	2V _{CCO}

(1) V_{CCI} is the supply voltage associated with the input.

(2) For measuring data rate, pulse width, propagation delay, and output rise and fall measurements, R_L = 1MΩ; for measuring enable and disable times, R_L = 50 kΩ.

(3) V_{CCO} is the supply voltage associated with the output.

Preliminary version

10 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the Runic component specification, and Runic does not warrant its accuracy or completeness. Runic's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

Voltage level-translation applications. The RS0322 can be used to interface between devices or systems operating at different supply voltages. See Figure 3, Figure 4, Figure 5, and Figure 6 for a typical operating circuit using the RS0322.

10.2 Application Block Diagram




Figure 3. I³C Application Block Diagram




Figure 4. I²C Application Block Diagram




Figure 5. SPI Application Block Diagram




Figure 6. Complex SPI Block Diagram

10.3 Architecture

The architecture uses edge-rate accelerator circuitry (for both the high-to-low and low-to-high), N-channel pass gate transistor and a pullup resistor (to provide DC-bias and drive capabilities) to meet these requirements. The design is directionless and does not need a direction control signal. The implementation supports both low-speed open-drain operation as well as high-speed push-pull operation. The N-channel pass gate transistor is on only during the low input cycle and is off during the high input cycle.

10.4 Input Driver Requirements

The continuous DC-current sinking or sourcing capability is determined by the external system-level; open-drain or push-pull drivers that are interfaced to the RS0322 IO pins.

The high bandwidth of these IO circuits used to facilitate this fast change from an input to an output and an output to an input, they have a modest sourcing capability of hundreds of micro-amperes, as determined by the pullup resistor.

The fall time of a signal depends on the edge-rate and output impedance of the external driving the RS0322 data IOs, and the capacitive loading at the data lines.

10.5 Power Up And Power-Down

This section outlines the power up and power-down sequence of RS0322.

10.5.1 Power Up Sequence

Turn on V_{CCB} first to the recommended operating voltage range, then turn on V_{CCA} .

10.5.2 Power-Down Sequence

Turn off V_{CCB} first, and after it is completely off, then turn off V_{CCA} . The different sequencing of each power supply does not damage the device during the power up operation.

The RS0322 includes circuitry that disables all output ports and puts the device into a power-down mode when either V_{CCA} or V_{CCB} is switched off.

10.6 Enable and Disable

An output enable input (OE) is used to enable/disable the device when both V_{CCA} and V_{CCB} are in recommended operating conditions. Setting OE = LOW causes all I/Os to assume the high-impedance OFF-state. The disable time (t_{dis} with no external load) indicates the delay between when OE goes LOW and when outputs actually become disabled. The enable time (t_{en}) indicates the amount of time the user must allow for one one-shot circuitry to become operational after OE is taken HIGH. To ensure the high-impedance OFF-state during power up or power down, pin OE should be tied to GND, OE pin should not be left floating in any condition.

OE V_{IL} and V_{IH} are referenced to V_{CCA} . The OE can be controlled by an external device that is powered by either V_{CCA} or V_{CCB} . As V_{CCB} is required to be greater than V_{CCA} , the OE pin has been designed to withstand a voltage equal to V_{CCB} (up to 1.98 V per recommended functional voltage range).

11 LAYOUT

11.1 Layout Guidelines

To ensure reliability of the device, the following common printed-circuit board (PCB) layout guidelines are recommended:

- Bypass capacitors must be used on power supplies and must be placed as close as possible to V_{CCA} , V_{CCB} , and GND pins.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 8 ns, ensuring that any reflection encounters low impedance at the source driver.

11.2 Layout Example






Figure 7. Layout Example

12 PACKAGE OUTLINE DIMENSIONS


XDFN1.4X1-8⁽³⁾




TOP VIEW



BOTTOM VIEW



SIDE VIEW



RECOMMENDED LAND PATTERN (Unit: mm)


Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A ⁽¹⁾	0.340	0.400	0.013	0.016
A1	0.000	0.050	0.000	0.002
A2	0.110 REF ⁽²⁾		0.004 REF ⁽²⁾	
D ⁽¹⁾	1.350	1.450	0.053	0.057
E ⁽¹⁾	0.950	1.050	0.037	0.041
k	0.200 MIN		0.008 MIN	
b	0.150	0.200	0.006	0.008
e	0.350 TYP		0.014 TYP	
L	0.250	0.350	0.010	0.014
L1	0.350	0.450	0.014	0.018

NOTE:

1. Plastic or metal protrusions of 0.075mm maximum per side are not included.
2. REF is the abbreviation for Reference.
3. This drawing is subject to change without notice.

13 TAPE AND REEL INFORMATION REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width(mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
XDFN1.4X1-8	7"	9.5	1.2	1.6	0.5	4.0	4.0	2.0	8.0	Q1

NOTE:

1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu Runic Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with Runic products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) Runic and the Runic logo are registered trademarks of Runic Incorporated. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.

Preliminary version