Octal Buffer/Driver With 3-State Outputs

1 FEATURES

- **Power-Supply Range: 4.5V to 5.5V**
- **3-State Outputs Drive Bus Lines**
- **Low Power Consumption: 40uA I_{CC}(Max)**
- **TTL Input are compatible**
- **V_{CC} Isolation: If V_{CC} is at GND, Both Ports are in the High-Impedance State**
- **I_{OFF}: Supports Partial-Power-Down Mode Operation**
- **Extended Temperature: -40°C to +125°C**
- **Micro Size Packages: TSSOP20, SOP20**

2 APPLICATIONS

- **Servers**
- **LED Displays**
- **Network Switches**
- **Power Infrastructure**
- **Motor Drivers**
- **I/O Expanders**
- **Tests and Measurements**

3 DESCRIPTIONS

The RS244T is organized as two 4-bit buffers or drivers with separate output enable ($\overline{OE}$) inputs. The 3-state outputs are controlled by the output enable inputs $1\overline{OE}$ and $2\overline{OE}$. A HIGH on $\overline{OE}$ causes the outputs are in the high-impedance state. While A Low on $\overline{OE}$, the devices passes data from input A to output Y. Supply voltage operates from 4.5 V to 5.5 V.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS244T	TSSOP20	6.50mm×4.40mm
	SOP20	12.80mm×7.50mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

4 Functional Block Diagram



Function Table

INPUTS		OUTPUT
$\overline{OE}$	A PORT	Y PORT
L	H	H
L	L	L
H	X	Hi-Z

NOTE:
H=HIGH voltage level
L=LOW voltage level
X=Don't care
Z=High impedance OFF-state

Table of Contents

5 Revision History

Note: Page numbers for previous revisions may different from page numbers in the current version.

VERSION	Change Date	Change Item
A.1	2023/04/24	Initial version completed
A.2	2023/09/06	Update PACKAGE OUTLINE DIMENSIONS
A.2.1	2024/02/26	Modify packaging naming
A.3	2024/05/17	Update KEY PARAMETER LIST OF TAPE AND REEL

6 PACKAGE/ORDERING INFORMATION (1)

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	PACKAGE MARKING (2)	MSL(3)	PACKAGE OPTION
RS244T	RS244TXTSS20	-40°C ~+125°C	TSSOP20	RS244T	MSL3	Tape and Reel,4000
	RS244TXS20	-40°C ~+125°C	SOP20	RS244T	MSL3	Tape and Reel,1500

NOTE:

(1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.

(2) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

(3) MSL, The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications.

7 PIN CONFIGURATIONS



PIN DESCRIPTION

PIN	NAME	TYPE (1)	FUNCTION
TSSOP20/SOP20			
1	$1\overline{OE}$	I	Output Enable (Active Low). Pull $1\overline{OE}$ high to place all outputs in 3-state mode
2	1A0	I	Input
3	2Y0	O	Output
4	1A1	I	Input
5	2Y1	O	Output
6	1A2	I	Input
7	2Y2	O	Output
8	1A3	I	Input
9	2Y3	O	Output
10	GND	G	Ground
11	2A3	I	Input
12	1Y3	O	Output
13	2A2	I	Input
14	1Y2	O	Output
15	2A1	I	Input
16	1Y1	O	Output
17	2A0	I	Input
18	1Y0	O	Output
19	$2\overline{OE}$	I	Output Enable (Active Low). Pull $2\overline{OE}$ high to place all outputs in 3-state mode
20	V_{CC}	P	Supply voltage. 4.5V≤V_{CC}≤5.5V

(1) I=input, O=output, P=power, G= Ground.

8 SPECIFICATIONS

8.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) (1)

SYMBOL	PARAMETER		MIN	MAX	UNIT
V_{CC}	Supply Voltage Range		-0.5	7	V
V_I(2)	Input Voltage Range		-0.5	V_{CC}+0.5	V
V_O(2)(3)	Output Voltage Range		-0.5	V_{CC}+0.5	V
I_{IK}	Input clamp current	V_I<0 or V_I >V_{CC}		±20	mA
I_{OK}	Output clamp current	Vo<0 or V_O>V_{CC}		±20	mA
I_O	Continuous output current	V_O= 0 to V_{CC}		±50	mA
	Continuous current through V_{CC} or GND			±200	mA
θ_{JA}	Package thermal impedance (4)	TSSOP20		40	°C/W
		SOP20		40	
T_J	Junction Temperature (5)		-40	150	°C
T_{stg}	Storage temperature		-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of V_{CC} are provided in the recommended operating conditions table.
(4) The package thermal impedance is calculated in accordance with JESD-51.
(5) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

8.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-Body Model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±2000	V
		Charged-Device Model (CDM), per ANSI/ESDA/JEDEC JS-002(2)	±1000	V
		Machine Model (MM)	±200	V

(1) JEDEC document JEP155 states that 500 V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process.

ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.3 Recommended Operating Conditions

V_{CC} is the supply voltage associated with the input port and output port. (1)(2)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Supply Voltage	V_{CC}		4.5		5.5	V
High-Level Input Voltage	V_{IH}	V_{CC}=4.5V to 5.5V	2			V
Low-Level Input Voltage	V_{IL}	V_{CC}=4.5V to 5.5V			0.8	V
Input Voltage	V_I		0		V_{CC}	V
Output Voltage	V_O		0		V_{CC}	V
High-Level Output Current	I_{OH}	V_{CC}=4.5V to 5.5V			-24	mA
Low-Level Output Current	I_{OL}	V_{CC}=4.5V to 5.5V			24	mA
Input transition rise or fall rate	Δt/Δv	V_{CC}=4.5V to 5.5V			8	ns/V
Operating free-air Temperature	T_A		-40		125	°C

(1) All unused or driven (floating) data inputs (I/Os) of the device must be held at logic HIGH or LOW (preferably V_{CC} or GND) to ensure proper device operation and minimize power.
(2) All unused control inputs must be held at V_{CC} or GND to ensure proper device operation and minimize power consumption.

8.4 Electrical Characteristics

over recommended operating free-air temperature range (TYP values are at T_A = +25°C, Full=-40°C to 125°C, unless otherwise noted).

PARAMETER	CONDITIONS	V_{CC}	TEMP	MIN(1)	TYP(2)	MAX(1)	UNIT
V_{OH}	I_{OH} = -50μA	4.5V	Full	4.4			V
		5.5V		5.4			
	I_{OH} = -24mA	4.5V		3.76			
		5.5V		4.76			
	I_{OH} = -50mA	5.5V		3.85			
V_{OL}	I_{OL} = 50μA	4.5V				0.1	V
		5.5V				0.1	
	I_{OL} = 24mA	4.5V				0.73	
		5.5V				0.69	
	I_{OL} = 50mA	5.5V				1.65	
I_I	V_I = V_{CC} or GND	5.5V	+25°C			±1	μA
			Full			±2	
I_{off}	V_I or V_O= 0 to 5.5V	0V	+25°C			±1	μA
			Full			±2	
I_{OZ} (3)	V_O = V_{CC} or GND, V_I = V_{IH} or V_{IL}	5.5V	+25°C			±1	μA
			Full			±2.5	
I_{CC}	V_I = V_{CC} or GND (4) I_O = 0	5.5V	+25°C			4	μA
			Full			40	
ΔI_{CC}	One input at 3.4 V, Other inputs at GND or V_{CC}	5.5V	+25°C		0.6		mA
			Full			1.5	
C_I	V_I = V_{CC} or GND	5V	+25°C		3.3		pF
C_O	V_O = V_{CC} or GND	5V	+25°C		5.5		pF

(1) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.
(2) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.
(3) For I/O ports, the parameter I_{OZ} includes the input leakage current.
(4) Hold all unused data inputs of the device at V_{CCI} or GND to assure proper device operation.

8.5 Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted).

PARAMETER	FROM (INPUT)	TO (OUTPUT)	T_A=25°C (1)			T_A=-40~125°C (1)			UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	
t_{PLH}	An	Yn	2.5	5.1	8.1	2.4		9.3	ns
t_{PHL}			2.4	5.0	8.0	2.3		9.0	
t_{PHZ}	$\overline{OE}$	Yn	2.1	4.6	7.8	2.0		8.4	ns
t_{PLZ}			2.6	5.4	8.4	2.4		9.9	
t_{PZH}	$\overline{OE}$	Yn	3.0	6.4	12.0	2.0		13.0	ns
t_{PZL}			1.4	3.3	5.7	1.1		9.5	

(1) This parameter is ensured by design and/or characterization and is not tested in production.

8.6 Operating Characteristics

T_A=25°C

PARAMETER		TEST CONDITIONS	V_{CC}=5V	UNIT
			TYP	
C_{pd} (1)	Power dissipation capacitance per buffer/driver	C_L = 50 pF, f = 1 MHz	39	pF

(1) Power dissipation capacitance per transceiver.

8.7 Typical Characteristics

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.
At T_A = +25°C, V_{CC}=5.5V, unless otherwise noted.



Figure 1. Voltage vs Current



Figure 2. Voltage vs Current

9 Parameter Measurement Information



LOAD CIRCUIT

TEST	S1
t_{pd}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND

V_{CC}	V_I	V_M	C_L	R_L	V_{TP}
5V±0.5V	2.7V	1.5V	15pF	2kΩ	0.3V



VOLTAGE WAVEFORMS
PULSE DURA TION



VOLTAGE WAVEFORMS
PROPAGA TION DELAY TIMES



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

NOTES: A. CL includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control.
Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: PRR≤10 MHz, Z_O = 50 Ω, dv/dt≥1V/ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
F. t_{PZL} and t_{PZH} are the same as t_{en}.
G. t_{PLH} and t_{PHL} are the same as t_{pd}.
H. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms

10 Detailed Description

10.1 Overview

The RS244T is organized as two 4-bit buffers or drivers with separate output enable ($\overline{OE}$) inputs. The 3-state outputs are controlled by the output enable inputs $1\overline{OE}$ and $2\overline{OE}$. A HIGH on $\overline{OE}$ causes the outputs are in the high-impedance state. While A Low on $\overline{OE}$, the devices passes data from input A to output Y. To ensure the high-impedance state during power up or power down, $\overline{OE}$ must be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

10.2 Feature Description

The RS244T device can drive up to 15 LSTTL loads. This device has low power consumption of 40μA I_{CC}.
The RS244T also has 3 state outputs that allow the outputs to go to high impedance, low or high.

11 Application and Implementation

Information in the following applications sections is not part of the RUNIC component specification, and RUNIC does not warrant its accuracy or completeness. RUNIC's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The RS244T is a high-drive CMOS device that can be used for a multitude of bus interface type applications where output drive or PCB trace length is a concern.

11.2 Typical Application



Figure 4. Application Schematic

11.3 Design Requirements

This device uses CMOS technology and has balanced output drive. Avoid bus contention because it can drive currents in excess of maximum limits. The high drive creates fast edges into light loads, so consider routing and load conditions to prevent ringing.

12 Power Supply Recommendations

The power supply pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, a 0.1uF capacitor is recommended and if there are multiple V_{CC} terminals then 0.01uF or 0.022uF capacitors are recommended for each power terminal. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. Multiple bypass capacitors may be paralleled to reject different frequencies of noise. The bypass capacitor must be installed as close to the power terminal as possible for the best results.

13 Layout

13.1 Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Specified below are the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally, they will be tied to GND or V_{CC} whichever make more sense or is more convenient.

13.2 Layout Example



Figure 5. Layout Diagram

14 PACKAGE OUTLINE DIMENSIONS

TSSOP20 (4)



RECOMMENDED LAND PATTERN (Unit: mm)

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A (1)		1.200		0.047
A1	0.050	0.150	0.002	0.006
A2	0.800	1.050	0.031	0.041
A3	0.390	0.490	0.015	0.020
b	0.200	0.290	0.008	0.011
c	0.130	0.170	0.005	0.007
D (1)	6.400	6.600	0.252	0.260
E (1)	4.300	4.500	0.169	0.177
E1	6.200	6.600	0.244	0.260
e	0.650(BSC) (2)		0.026(BSC) (2)	
L	0.450	0.750	0.018	0.030
H	0.250(TYP)		0.010(TYP)	
θ	0°	8°	0°	8°
L1	1.00(REF) (3)		0.039(REF) (3)	

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. REF is the abbreviation for Reference.
4. This drawing is subject to change without notice.

SOP20 (4)





RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A (1)		2.650		0.104
A1	0.100	0.300	0.004	0.012
A2	2.250	2.350	0.089	0.093
A3	0.970	1.070	0.038	0.042
b	0.390	0.470	0.015	0.019
c	0.250	0.290	0.010	0.011
D (1)	12.700	12.900	0.500	0.508
E	10.100	10.500	0.398	0.413
E1 (1)	7.400	7.600	0.291	0.299
e	1.270(BSC) (2)		0.050(BSC) (2)	
L	0.700	1.000	0.028	0.039
H	0.250(TYP)		0.010(TYP)	
θ	0°	8°	0°	8°
L1	1.400(REF) (3)		0.055(REF) (3)	

NOTE:

1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. REF is the abbreviation for Reference.
4. This drawing is subject to change without notice.

15 TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSION



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP20	13”	12.4	6.75	6.95	1.20	4.0	8.0	2.0	16.0	Q1
SOP20	13”	24.4	10.75	13.55	2.65	4.0	12.0	2.0	24.0	Q1

NOTE:
1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.