RS29539-Q1 Low-Voltage 16-Bit I²C and SMBus Low-Power I/O Expander with Interrupt Output, Reset Pin, and Configuration Registers

1 FEATURES

- **RS29539-Q1 AEC-Q100 Qualification is Ongoing**
- **I²C to Parallel Port Expander**
- **Wide Power Supply Voltage Range of 1.65V to 5.5V**
- **Low Standby-Current Consumption**
- **Open-Drain Active-Low Interrupt Output**
- **Active-Low Reset Input**
- **5V Tolerant I/O Ports**
- **Compatible With Most Microcontrollers**
- **400kHz Fast I²C Bus**
- **Input and Output Configuration Register**
- **Polarity Inversion Register**
- **Internal Power-on Reset**
- **No Glitch on Power Up**
- **Noise Filter on SCL and SDA Inputs**
- **Address by Two Hardware Address Pins for Use of up to Four Devices**
- **Latched Outputs with High-Current Drive Capability for Directly Driving LEDs**
- **Latch-Up Performance Exceeds 100mA per AEC Q100-004**
- **ESD Protection:**
  - 2000V Human-Body Model (HBM), per AEC Q100-002
  - 1000V Charged-Device Model (CDM), per AEC Q100-011

2 APPLICATIONS

- **Servers**
- **Routers (Telecom Switching Equipment)**
- **Personal Computers, smartphones**
- **Industrial Automation**
- **I²C GPIO Expansion**

3 DESCRIPTIONS

The RS29539-Q1 is a 24-pin device that provides 16 bits of general purpose parallel input and output (I/O) expansion for the two-line bidirectional I²C bus (or SMBus protocol). The device can operate with a power supply voltage (V_{CC}) range from 1.65 V to 5.5 V. The device supports 100kHz (I²C Standard mode) and 400kHz (I²C Fast mode) clock frequencies. I/O expanders such as the RS29539-Q1 provide a simple solution when additional I/Os are needed for switches, sensors, push-buttons, LEDs, fans, and other similar devices.

The features of the RS29539-Q1 include an interrupt that is generated on the $\overline{INT}$ pin whenever an input port changes state. The A0 and A1 hardware selectable address pins allow up to four RS29539-Q1 devices on the same I²C bus. The device can be reset to its default state by cycling the power supply and causing a power-on-reset. Also, the RS29539-Q1 has a hardware $\overline{RESET}$ pin that can be used to reset the device to its default state.

Device Information (1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
RS29539-Q1	TSSOP24	7.80mm×4.40mm
	QFN4X4-24	4.00mm×4.00mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Preliminary version

Table of Contents

1 FEATURES 1
2 APPLICATIONS 1
3 DESCRIPTIONS 1
4 REVISION HISTORY 3
5 PACKAGE/ORDERING INFORMATION (1) 4
6 PIN CONFIGURATIONS AND FUNCTIONS 5
7 SPECIFICATIONS 7
7.1 Absolute Maximum Ratings 7
7.2 ESD Ratings 7
7.3 Recommended Operating Conditions 8
7.4 Electrical Characteristics 9
7.5 I^2C Interface Timing Requirements 11
7.6 Switching Characteristics 12
7.7 RESET Timing Requirements 12
7.8 TYPICAL CHARACTERISTICS 13
8 PARAMETER MEASUREMENT INFORMATION 16
9 DETAILED DESCRIPTION 20
9.1 Overview 20
9.2 Functional Block Diagram 20
9.3 Feature Description 22
9.3.1 I/O Port 22
9.3.2 $\overline{\text{RESET}}$ Input 22
9.3.3 Interrupt ($\overline{\text{INT}}$) Output 22
9.4 Device Functional Modes 22
9.4.1 Power-On Reset (POR) 22
9.5 Programming 22
9.5.1 I^2C Interface 22
9.5.2 Device Address 26
9.5.3 Control Register and Command Byte 27
9.6 Register Maps 28
9.6.1 Register Descriptions 28
10 APPLICATION AND IMPLEMENTATION 29
10.1 Application Information 29
10.2 Typical Application 29
10.2.1 Design Requirements 30
10.2.2 Detailed Design Procedure 31
11 PACKAGE OUTLINE DIMENSIONS 32
12 TAPE AND REEL INFORMATION 34

Preliminary version

4 REVISION HISTORY

Note: Page numbers for previous revisions may different from page numbers in the current version.

Version	Change Date	Change Item
A.0	2026/08/17	Preliminary version completed
A.0.1	2026/10/27	Update QFN4X4-24 PACKAGE OPTION

Preliminary version

5 PACKAGE/ORDERING INFORMATION (1)

PRODUCT	ORDERING NUMBER	TEMPERATURE RANGE	PACKAGE LEAD	Lead finish/Ball material (2)	MSL Peak Temp (3)	PACKAGE MARKING (4)	PACKAGE OPTION
RS29539 -Q1	RS29539XTSS24 -Q1	-40°C ~125°C	TSSOP24	NiPdAu	MSL1-260°-Unlimited	RS29539	Tape and Reel, 4000
	RS29539XTQR24 -Q1	-40°C ~125°C	QFN4X4-24	NiPdAu	MSL1-260°-Unlimited	RS29539	Tape and Reel, 5000

NOTE:

(1) This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the right-hand navigation.


(2) Lead finish/Ball material. Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


(3) RUNIC classify the MSL level with using the common preconditioning setting in our assembly factory conforming to the JEDEC industrial standard J-STD-20F. Please align with RUNIC if your end application is quite critical to the preconditioning setting or if you have special requirement.

(4) There may be additional marking, which relates to the lot trace code information (data code and vendor code), the logo or the environmental category on the device.

Preliminary version

6 PIN CONFIGURATIONS AND FUNCTIONS





PIN DESCRIPTION

PIN		NAME	TYPE [2]	DESCRIPTION
TSSOP24	QFN4X4-24			
21	18	A0	I	Address input 0. Connect directly to V_{CC} or ground
2	23	A1	I	Address input 1. Connect directly to V_{CC} or ground
3	24	$\overline{RESET}$	I	Active-low reset input. Connect to V_{CC} through a pull-up resistor if no active connection is used
12	9	GND	–	Ground
1	22	$\overline{INT}$	O	Interrupt output. Connect to V_{CC} through an external pull-up resistor
4	1	P00 [1]	I/O	P-port I/O. Push-pull design structure. At power on, P00 is configured as an input
5	2	P01 [1]	I/O	P-port I/O. Push-pull design structure. At power on, P01 is configured as an input
6	3	P02 [1]	I/O	P-port I/O. Push-pull design structure. At power on, P02 is configured as an input
7	4	P03 [1]	I/O	P-port I/O. Push-pull design structure. At power on, P03 is configured as an input
8	5	P04 [1]	I/O	P-port I/O. Push-pull design structure. At power on, P04 is configured as an input
9	6	P05 [1]	I/O	P-port I/O. Push-pull design structure. At power on, P05 is configured as an input
10	7	P06 [1]	I/O	P-port I/O. Push-pull design structure. At power on, P06 is configured as an input
11	8	P07 [1]	I/O	P-port I/O. Push-pull design structure. At power on, P07 is configured as an input
13	10	P10 [1]	I/O	P-port I/O. Push-pull design structure. At power on, P10 is configured as an input
14	11	P11 [1]	I/O	P-port I/O. Push-pull design structure. At power on, P11 is configured as an input

Preliminary version

15	12	P12 (1)	I/O	P-port I/O. Push-pull design structure. At power on, P12 is configured as an input
16	13	P13 (1)	I/O	P-port I/O. Push-pull design structure. At power on, P13 is configured as an input
17	14	P14 (1)	I/O	P-port I/O. Push-pull design structure. At power on, P14 is configured as an input
18	15	P15 (1)	I/O	P-port I/O. Push-pull design structure. At power on, P15 is configured as an input
19	16	P16 (1)	I/O	P-port I/O. Push-pull design structure. At power on, P16 is configured as an input
20	17	P17 (1)	I/O	P-port I/O. Push-pull design structure. At power on, P17 is configured as an input
22	19	SCL	I	Serial clock bus. Connect to V_{CC} through a pull-up resistor
23	20	SDA	I	Serial data bus. Connect to V_{CC} through a pull-up resistor
24	21	V_{CC}	—	Supply voltage

(1) If port is unused, it must be tied to either V_{CC} or GND through a resistor of moderate value (about 10kΩ).
(2) I=input, O=output, I/O=input and output.

Preliminary version

7 SPECIFICATIONS

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

SYMBOL	PARAMETER		MIN	MAX	UNIT
V_{CC}	Supply Voltage		-0.5	6.5	V
V_I	Input voltage (2)		-0.5	6.5	V
V_O	Output voltage (2)		-0.5	6.5	V
I_{IK}	Input clamp current	$V_I < 0$		-20	mA
I_{OK}	Output clamp current	$V_O < 0$		-20	mA
I_{IOK}	Input-output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±20	mA
I_{OL}	Continuous output low current	$V_O = 0$ to V_{CC}		50	mA
I_{OH}	Continuous output high current	$V_O = 0$ to V_{CC}		-50	mA
I_{CC}	Continuous current through GND			-250	mA
	Continuous current through V_{CC}			160	mA
θ_{JA}	Package thermal impedance (3)	TSSOP24		35	°C/W
		QFN4X4-24		42	
T_J	Junction Temperature (4)			150	°C
T_{stg}	Storage temperature		-65	150	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The package thermal impedance is calculated in accordance with JESD-51.
(4) The maximum power dissipation is a function of $T_{J(MAX)}$, $R_{\theta JA}$, and T_A. The maximum allowable power dissipation at any ambient temperature is $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$. All numbers apply for packages soldered directly onto a PCB.

7.2 ESD Ratings

The following ESD information is provided for handling of ESD-sensitive devices in an ESD protected area only.

		VALUE	UNIT
$V_{(ESD)}$ Electrostatic discharge	Human-Body Model (HBM), per AEC Q100-002 (1)	±2000	V
	Charged-Device Model (CDM), per AEC Q100-011	±1000	V
	Latch-Up (LU), per AEC Q100-004	±100	mA

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.



ESD SENSITIVITY CAUTION

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Preliminary version

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted).

PARAMETER		CONDITIONS		MIN	MAX	UNIT
V_{CC}	Supply voltage			1.65	5.5	V
V_{IH}	High-level input voltage	SCL, SDA		0.7 × V_{CC}	5.5	V
		A0, A1, $\overline{RESET}$, P07–P00, P17–P10		0.7 × V_{CC}	5.5	
V_{IL}	Low-level input voltage	SCL, SDA, A0, A1, $\overline{RESET}$, P07–P00, P17–P10		–0.5	0.3 × V_{CC}	V
I_{OH}	High-level output current	P07–P00, P17–P10			-10	mA
I_{OL}	Low-level output current (1)	P07–P00, P17–P10	T_J ≤ 65°C		25	mA
			T_J ≤ 85°C		18	
			T_J ≤ 100°C		11	
I_{OL}	Low-level output current (1)	$\overline{INT}$, SDA	T_J ≤ 85°C		6	mA
			T_J ≤ 100°C		3.5	
T_A	Operating free-air temperature			–40	125	°C

(1) The values shown apply to specific junction temperatures, which depend on the $R_{\theta JA}$ of the package used. See the Calculating Junction Temperature and Power Dissipation section on how to calculate the junction temperature.

Preliminary version

7.4 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER			TEST CONDITIONS	V_{CC}	MIN	TYP(1)	MAX	UNIT
V_{IK}	Input diode clamp voltage		I_I = −18 mA	1.65 V to 5.5 V	-1.2			V
V_{PORR}	Power-on reset voltage, V_{CC} rising		V_I = V_{CC} or GND, I_O = 0			1.2	1.5	V
V_{PORF}	Power-on reset voltage, V_{CC} falling		V_I = V_{CC} or GND, I_O = 0		0.8			V
V_{OH}	P-port high-level output voltage (2)		I_{OH} = −8 mA	1.65 V	1.2			V
				2.3 V	2.0			
				3 V	2.6			
				4.75 V	4.1			
			I_{OH} = −10 mA	1.65 V	1.05			
				2.3 V	1.9			
				3 V	2.5			
				4.75 V	4.0			
V_{OL}	P-port low-level output voltage		I_{OL} = 8 mA	1.65 V			0.45	V
				2.3 V			0.3	
				3 V			0.25	
				4.75 V			0.2	
I_{OL}	Low-level output current	SDA	V_{OL} = 0.4 V	1.65 V to 5.5 V	3			mA
		P port (3)	V_{OL} = 0.5 V	1.65 V to 5.5 V	8			
			V_{OL} = 0.7 V	1.65 V to 5.5 V	10			
		$\overline{INT}$	V_{OL} = 0.4 V	1.65 V to 5.5 V	3			
I_I	Input leakage current	SCL, SDA Input leakage	V_I = V_{CC} or GND	1.65 V to 5.5 V			±1	µA
		A0, A1, $\overline{RESET}$ Input leakage	V_I = V_{CC} or GND	1.65 V to 5.5 V			±1	
I_{IH}	Input high leakage current	P port	V_I = V_{CC}	1.65 V to 5.5 V			1	µA
I_{IL}	Input low leakage current	P port	V_I = GND	1.65 V to 5.5 V			−1	µA
I_{CC}	Quiescent current	Operating mode	V_I = V_{CC} or GND, I_O = 0, I/O = inputs, f_{SCL} = 400 kHz, No load	5.5 V		22	75	µA
				3.6 V		11	39	
				2.7 V		8	26	
				1.95 V		5	17	
				1.65 V		3.5	15	
		Standby mode	V_I = V_{CC}, I_O = 0, I/O = inputs, f_{SCL} = 0 kHz, No load	5.5 V		0.9	3.9	
				3.6 V		0.7	2.2	
				2.7 V		0.45	1.8	
				1.95 V		0.35	1.5	
			V_I = GND, I_O = 0, I/O =inputs, f_{SCL} = 0 kHz, No load	5.5 V		0.9	8.7	
				3.6 V		0.6	4	
				2.7 V		0.45	3	
				1.95 V		0.35	2.2	

Preliminary version

PARAMETER			TEST CONDITIONS	V_{CC}	MIN	TYP(1)	MAX	UNIT
ΔI_{CC}	additional quiescent supply current		SCL, SDA; one input at V_{CC} - 0.6 V, other inputs at V_{CC} or GND;	1.65 V to 5.5 V			10	µA
			P port, A0, A1, $\overline{RESET}$; one input at V_{CC} - 0.6 V, other inputs at V_{CC} or GND;	1.65 V to 5.5 V			18	µA
C_I	Input capacitance	SCL	V_I = V_{CC} or GND	1.65 V to 5.5 V		3	8	pF
C_{io}	Input-output pin capacitance	SDA	V_{IO} = V_{CC} or GND	1.65 V to 5.5 V		3	9.5	pF
		P port	V_{IO} = V_{CC} or GND	1.65 V to 5.5 V		3.7	9.5	

(1) All typical values are at nominal supply voltage (1.8V, 2.5V, 3.3V, or 5V V_{CC}) and T_A = 25°C.
(2) Each I/O must be externally limited to a maximum of 25 mA, and each octal (P07–P00 and P17–P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA.
(3) The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07–P00 and 80 mA for P17–P10).

Preliminary version

7.5 I²C Interface Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
I²C BUS—STANDARD MODE					
f_{scl}	I²C clock frequency		0	100	kHz
t_{sch}	I²C clock high time		4		µs
t_{scl}	I²C clock low time		4.7		µs
t_{sp}	I²C spike time			50	ns
t_{sds}	I²C serial-data setup time		250		ns
t_{sdh}	I²C serial-data hold time		0		ns
t_{icr}	I²C input rise time			1000	ns
t_{icf}	I²C input fall time			300	ns
t_{ocf}	I²C output fall time	10pF to 400pF bus		300	ns
t_{buf}	I²C bus free time between stop and start		4.7		µs
t_{sts}	I²C start or repeated start condition setup		4.7		µs
t_{sth}	I²C start or repeated start condition hold		4		µs
t_{sps}	I²C stop condition setup		4		µs
$t_{vd(data)}$	Valid data time	SCL low to SDA output valid		3.45	µs
$t_{vd(ack)}$	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		3.45	µs
C_b	I²C bus capacitive load			400	pF
I²C BUS—FAST MODE					
f_{scl}	I²C clock frequency		0	400	kHz
t_{sch}	I²C clock high time		0.6		µs
t_{scl}	I²C clock low time		1.3		µs
t_{sp}	I²C spike time			50	ns
t_{sds}	I²C serial-data setup time		100		ns
t_{sdh}	I²C serial-data hold time		0		ns
t_{icr}	I²C input rise time		20	300	ns
t_{icf}	I²C input fall time		20 × (V_{CC}/5.5V)	300	ns
t_{ocf}	I²C output fall time	10pF to 400pF bus	20 × (V_{CC}/5.5V)	300	ns
t_{buf}	I²C bus free time between stop and start		1.3		µs
t_{sts}	I²C start or repeated start condition setup		0.6		µs
t_{sth}	I²C start or repeated start condition hold		0.6		µs
t_{sps}	I²C stop condition setup		0.6		µs
$t_{vd(data)}$	Valid data time	SCL low to SDA output valid		0.9	µs
$t_{vd(ack)}$	Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low		0.9	µs
C_b	I²C bus capacitive load			400	pF

Preliminary version

7.6 Switching Characteristics

over recommended operating free-air temperature range, $C_L \leq 100$ pF (unless otherwise noted) (1)

PARAMETER		FROM (INPUT)	TO (OUTPUT)	MIN	MAX	UNIT
t_{iv}	Interrupt valid time	P port	$\overline{INT}$		1	µs
t_{ir}	Interrupt reset delay time	SCL	$\overline{INT}$		1	µs
t_{pv}	Output data valid; For V_{CC} = 2.3 V–5.5 V	SCL	P port		200	ns
	Output data valid; For V_{CC} = 1.65 V–2.3 V				300	ns
t_{ps}	Input data setup time	P port	SCL	-50		ns
t_{ph}	Input data hold time	P port	SCL	240		ns

(1) This parameter is ensured by design and/or characterization and is not tested in production.

7.7 RESET Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	MAX	UNIT
t_W	Reset pulse duration	12		ns
t_{REC}	Reset recovery time	0		ns
t_{RESET}	Time to reset; for V_{CC} = 2.3 V - 5.5 V	400		ns
	Time to reset; for V_{CC} = 1.65 V - 2.3 V	550		ns

Preliminary Version

7.8 TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 1. I/O sink current versus LOW-level output voltage, V_{CC} = 1.65 V




Figure 2. I/O sink current versus LOW-level output voltage, V_{CC} = 1.8 V




Figure 3. I/O sink current versus LOW-level output voltage, V_{CC} = 2.5 V




Figure 4. I/O sink current versus LOW-level output voltage, V_{CC} = 3.3 V




Figure 5. I/O sink current versus LOW-level output voltage, V_{CC} = 5 V




Figure 6. I/O sink current versus LOW-level output voltage, V_{CC} = 5.5 V

TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 7. I/O source current versus HIGH-level output voltage, V_{CC} = 1.65 V




Figure 8. I/O source current versus HIGH-level output voltage, V_{CC} = 1.8 V




Figure 9. I/O source current versus HIGH-level output voltage, V_{CC} = 2.5 V




Figure 10. I/O source current versus HIGH-level output voltage, V_{CC} = 3.3 V




Figure 11. I/O source current versus HIGH-level output voltage, V_{CC} = 5 V




Figure 12. I/O source current versus HIGH-level output voltage, V_{CC} = 5.5 V

TYPICAL CHARACTERISTICS

NOTE: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only.




Figure 13. LOW-level output voltage versus temperature






Figure 14. I/O high voltage versus temperature

Preliminary ver

8 PARAMETER MEASUREMENT INFORMATION



SDA LOAD CONFIGURATION




VOLTAGE WAVEFORMS

BYTE	DESCRIPTION
1	I^2C address
2, 3	P-port data


A. C_L includes probe and jig capacitance.
B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r/t_f ≤ 30 ns.
C. All parameters and waveforms are not applicable to all devices.

Figure 15. I^2C Interface Load Circuit and Voltage Waveforms

Preliminary version




Interrupt Load Configuration




A. C_L includes probe and jig capacitance.
B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r /t_f ≤ 30 ns.
C. All parameters and waveforms are not applicable to all devices.

Figure 16. Interrupt Load Circuit and Voltage Waveforms


Preliminary version



P-Port Load Configuration



Write Mode (R/$\overline{W}$ =0)




Read Mode (R/$\overline{W}$ = 1)

A. C_L includes probe and jig capacitance.
B. t_{pv} is measured from 0.7 × V_{CC} on SCL to 50% I/O (Pn) output.
C. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r /t_f ≤ 30 ns.
D. The outputs are measured one at a time, with one transition per measurement.
E. All parameters and waveforms are not applicable to all devices.


Figure 17. P-Port Load Circuit and Voltage Waveforms

Preliminary version



SDA Load Configuration

P-Port Load Configuration



A. C_L includes probe and jig capacitance.
B. All inputs are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r /t_f ≤ 30 ns.
C. The outputs are measured one at a time, with one transition per measurement.
D. I/Os are configured as inputs.
E. All parameters and waveforms are not applicable to all devices.

Figure 18. Reset Load Circuits and Voltage Waveforms

Preliminary version

9 DETAILED DESCRIPTION

9.1 Overview

The RS29539-Q1 device is a 16-bit I/O expander for the I²C bus and is designed for 1.65V to 5.5V V_{CC} operation. It provides general-purpose remote I/O expansion for most microcontroller families via the I²C interface, serial clock (SCL) and serial data (SDA).

The RS29539-Q1 consists of two 8-bit Configuration (input or output selection), Input Port, Output Port, and Polarity Inversion (active-high or active-low operation) registers. At power-on, the I/Os are configured as inputs. The system master can enable the I/Os as either inputs or outputs by writing to the I/O configuration register bits. The data for each input or output is kept in the corresponding Input or output register. The polarity of the Input Port register can be inverted with the Polarity Inversion register. All registers can be read by the system master.

The system master can reset the RS29539-Q1 in the event of a time-out or other improper operation by asserting a low in the $\overline{RESET}$ input. The power-on reset puts the registers in their default state and initializes the I²C-SMBus state machine. Asserting $\overline{RESET}$ causes the same reset-initialization to occur without depowering the part.

The RS29539-Q1 open-drain interrupt ($\overline{INT}$) output is activated when any input state differs from its corresponding Input Port register state and is used to indicate to the system master that an input state has changed.


$\overline{INT}$ can be connected to the interrupt input of a microcontroller. By sending an interrupt signal on this line, the remote I/O can inform the microcontroller if there is incoming data on its ports without having to communicate via the I²C bus. Thus, the RS29539-Q1 can remain a simple slave device.

The device outputs (latched) have high-current drive capability for directly driving LEDs. The device has low current consumption.

The RS29539-Q1 device is similar to the RS29555, except for the removal of the internal I/O pull-up resistor, which greatly reduces power consumption when the I/Os are held low, replacement of A2 with $\overline{RESET}$, and a different address range.

Two hardware pins (A0 and A1) are used to program and vary the fixed I²C address and allow up to four devices to share the same I²C bus or SMBus.


9.2 Functional Block Diagram



A. Pin numbers shown are for the TSSOP24 package.
B. All I/Os are set to inputs at reset.

Figure 19. Logic Diagram (Positive Logic)

Preliminary version



At power-on reset, all registers return to default values.

Figure 20. Simplified Schematic of P-Port I/Os

Preliminary version

9.3 Feature Description

9.3.1 I/O Port

When an I/O is configured as an input, FETs Q1 and Q2 are off, which creates a high-impedance input. The input voltage may be raised above V_{CC} to a maximum of 5.5 V.
If the I/O is configured as an output, Q1 or Q2 is enabled, depending on the state of the Output Port register. In this case, there are low-impedance paths between the I/O pin and either V_{CC} or GND. The external voltage applied to this I/O pin must not exceed the recommended levels for proper operation.

9.3.2 $\overline{\text{RESET}}$ Input

A reset can be accomplished by holding the $\overline{\text{RESET}}$ pin low for a minimum of t_W. The RS29539-Q1 registers and I^2C/SMBus state machine are held in their default states until $\overline{\text{RESET}}$ is once again high. This input requires a pull-up resistor to V_{CC}, if no active connection is used.

9.3.3 Interrupt ($\overline{\text{INT}}$) Output

An interrupt is generated by any rising or falling edge of the port inputs in the input mode. After time t_{iv}, the signal $\overline{\text{INT}}$ is valid. Resetting the interrupt circuit is achieved when data on the port is changed to the original setting or data is read from the port that generated the interrupt. Resetting occurs in the read mode at the acknowledge (ACK) bit after the rising edge of the SCL signal. Note that the $\overline{\text{INT}}$ is reset at the ACK just before the byte of changed data is sent. Interrupts that occur during the ACK clock pulse can be lost (or be very short) because of the resetting of the interrupt during this pulse. Each change of the I/Os after resetting is detected and is transmitted as $\overline{\text{INT}}$.
Reading from or writing to another device does not affect the interrupt circuit, and a pin configured as an output cannot cause an interrupt. Changing an I/O from an output to an input may cause a false interrupt to occur if the state of the pin does not match the contents of the Input Port register. Because each 8-bit port is read independently, the interrupt caused by port 0 is not cleared by a read of port 1, or vice versa.
$\overline{\text{INT}}$ has an open-drain structure and requires a pull-up resistor to V_{CC}.

9.4 Device Functional Modes

9.4.1 Power-On Reset (POR)

When power (from 0V) is applied to V_{CC}, an internal power-on reset circuit holds the RS29539-Q1 in a reset condition until V_{CC} has reached V_{PORR}. At that time, the reset condition is released, and the RS29539-Q1 registers and I^2C-SMBus state machine initialize to their default states. After that, V_{CC} must be lowered to below V_{PORF} and back up to the operating voltage for a power-reset cycle.

9.5 Programming

9.5.1 I^2C Interface

The RS29539-Q1 has a standard bidirectional I^2C interface that is controlled by a master device in order to be configured or read the status of this device. Each slave on the I^2C bus has a specific device address to differentiate between other slave devices that are on the same I^2C bus. Many slave devices require configuration upon startup to set the behavior of the device. This is typically done when the master accesses internal register maps of the slave, which have unique register addresses. A device can have one or multiple registers where data is stored, written, or read.
The physical I^2C interface consists of the serial clock (SCL) and serial data (SDA) lines. Both SDA and SCL lines must be connected to V_{CC} through a pull-up resistor. The size of the pull-up resistor is determined by the amount of capacitance on the I^2C lines. Data transfer may be initiated only when the bus is idle. A bus is considered idle if both SDA and SCL lines are high after a STOP condition. See Table 1.
Figure 21 and Figure 22 show the general procedure for a master to access a slave device:
1. If a master wants to send data to a slave:
   - Master-transmitter sends a START condition and addresses the slave-receiver.
   - Master-transmitter sends data to slave-receiver.
   - Master-transmitter terminates the transfer with a STOP condition.

Preliminary version

2. If a master wants to receive or read data from a slave:
   - Master-receiver sends a START condition and addresses the slave-transmitter.
   - Master-receiver sends the requested register to read to slave-transmitter.
   - Master-receiver receives data from the slave-transmitter.
   - Master-receiver terminates the transfer with a STOP condition.




Figure 21. Definition of Start and Stop Conditions




Figure 22. Bit Transfer

Table 1 shows the interface definition.

Table 1. Interface Definition

BYTE	BIT							
	7 (MSB)	6	5	4	3	2	1	0 (LSB)
I^2C slave address	H	H	H	L	H	A1	A0	R/$\overline{W}$
P0x I/O data bus	P07	P06	P05	P04	P03	P02	P01	P00
P1x I/O data bus	P17	P16	P15	P14	P13	P12	P11	P10

9.5.1.1 Bus Transactions

Data is exchanged between the master and the RS29539-Q1 through write and read commands, and this is accomplished by reading from or writing to registers in the slave device.

Registers are locations in the memory of the slave which contain information, whether it be the configuration information or some sampled data to send back to the master. The master must write information to these registers in order to instruct the slave device to perform a task.

Preliminary version

9.5.1.1.1 Writes

To write on the I²C bus, the master sends a START condition on the bus with the address of the slave, as well as the last bit (the R/$\overline{W}$ bit) set to 0, which signifies a write. After the slave sends the acknowledge bit, the master then sends the register address of the register to which it wishes to write. The slave acknowledges again, letting the master know it is ready. After this, the master starts sending the register data to the slave until the master has sent all the data necessary (which is sometimes only a single byte), and the master terminates the transmission with a STOP condition.

See the Register Descriptions section to see list of the RS29539-Q1's internal registers and a description of each one.

Figure 23 shows an example of writing a single byte to a slave register.




Figure 23. Write to Register

Figure 24 shows the Write to the Polarity Inversion Register.




Figure 24. Write to the Polarity Inversion Register

Figure 25 shows the Write to Output Port Registers.

Preliminary version




Figure 25. Write to Output Port Registers

9.5.1.1.2 Reads

Reading from a slave is very similar to writing, but requires some additional steps. In order to read from a slave, the master must first instruct the slave which register it wishes to read from. This is done by the master starting off the transmission in a similar fashion as the write, by sending the address with the R/$\overline{W}$ bit equal to 0 (signifying a write), followed by the register address it wishes to read from. When the slave acknowledges this register address, the master sends a START condition again, followed by the slave address with the R/$\overline{W}$ bit set to 1 (signifying a read). This time, the slave acknowledges the read request, and the master releases the SDA bus but continues supplying the clock to the slave. During this part of the transaction, the master becomes the master-receiver, and the slave becomes the slave-transmitter.

The master continues to send out the clock pulses, but releases the SDA line so that the slave can transmit data. At the end of every byte of data, the master sends an ACK to the slave, letting the slave know that it is ready for more data. When the master has received the number of bytes it is expecting, it sends a NACK, signaling to the slave to halt communications and release the bus. The master follows this up with a STOP condition.

See the Control Register and Command Byte section to see list of the RS29539-Q1's internal registers and a description of each one.

Figure 26 shows an example of reading a single byte from a slave register.





Figure 26. Read from Register

After a restart, the value of the register defined by the command byte matches the register being accessed when the restart occurred. For example, if the command byte references Input Port 1 before the restart, and the restart occurs when Input Port 0 is being read, the stored command byte changes to reference Input Port 0. The original command byte is forgotten. If a subsequent restart occurs, Input Port 0 is read first. Data is clocked into the register on the rising edge of the ACK clock pulse. After the first byte is read, additional bytes may be read, but the data now reflect the information in the other register in the pair. For example, if Input Port 1 is read, the next byte read is Input Port 0.


Data is clocked into the register on the rising edge of the ACK clock pulse. There is no limitation on the number of data bytes received in one read transmission, but when the final byte is received, the bus master must not acknowledge the data. Figure 27 and Figure 28 show two different scenarios of Read Input Port Register.

Preliminary Version



A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port.

Figure 27. Read Input Port Register, Scenario 1



A. Transfer of data can be stopped at any time by a Stop condition. When this occurs, data present at the latest acknowledge phase is valid (output mode). It is assumed that the command byte previously has been set to 00 (read Input Port register).
B. This figure eliminates the command byte transfer, a restart, and slave address call between the initial slave address call and actual data transfer from the P port.

Figure 28. Read Input Port Register, Scenario 2

9.5.2 Device Address

Figure 29 shows the address byte of the RS29539-Q1.




Figure 29. RS29539-Q1 Address

Preliminary version

Table 2 shows the address reference of the RS29539-Q1.

Table 2. Address Reference

INPUTS		I²C BUS SLAVE ADDRESS
A1	A0	
L	L	116 (decimal), 0×74 (hexadecimal)
L	H	117 (decimal), 0x75 (hexadecimal)
H	L	118 (decimal), 0x76 (hexadecimal)
H	H	119 (decimal), 0x77 (hexadecimal)

The last bit of the slave address defines the operation (read or write) to be performed. A high (1) selects a read operation, while a low (0) selects a write operation.
Note that the I^2C addresses shown above are the 7-bit, right-justified hexadecimal values.

9.5.3 Control Register and Command Byte

Following the successful acknowledgment of the address byte, the bus master sends a command byte shown in Table 3 that is stored in the control register in the RS29539-Q1. Three bits of this data byte state the operation (read or write) and the internal register (input, output, polarity inversion, or configuration) that is affected. This register can be written or read through the I^2C bus. The command byte is sent only during a write transmission. When a command byte has been sent, the register that was addressed continues to be accessed by reads until a new command byte has been sent. Figure 30 shows the control register bits.

0	0	0	0	0	B2	B1	B0

Figure 30. Control Register Bits

Table 3. Command Byte

CONTROL REGISTER BITS			COMMAND BYTE (HEX)	REGISTER	PROTOCOL	POWER-UP DEFAULT
B2	B1	B0				
0	0	0	0x00	Input Port 0	Read byte	xxxx xxxx
0	0	1	0x01	Input Port 1	Read byte	xxxx xxxx
0	1	0	0x02	Output Port 0	Read-write byte	1111 1111
0	1	1	0x03	Output Port 1	Read-write byte	1111 1111
1	0	0	0x04	Polarity Inversion Port 0	Read-write byte	0000 0000
1	0	1	0x05	Polarity Inversion Port 1	Read-write byte	0000 0000
1	1	0	0x06	Configuration Port 0	Read-write byte	1111 1111
1	1	1	0x07	Configuration Port 1	Read-write byte	1111 1111

Preliminary version

9.6 Register Maps

9.6.1 Register Descriptions

The Input Port registers (registers 0 and 1) shown in Table 4 reflect the incoming logic levels of the pins, regardless of whether the pin is defined as an input or an output by the Configuration Register. It only acts on read operation. Writes to these registers have no effect. The default value, X, is determined by the externally applied logic level.

Before a read operation, a write transmission is sent with the command byte to let the I^2C device know that the Input Port registers are accessed next.

Table 4. Registers 0 and 1 (Input Port Registers)

Bit	I0.7	I0.6	I0.5	I0.4	I0.3	I0.2	I0.1	I0.0
Default	X	X	X	X	X	X	X	X
Bit	**I1.7**	**I1.6**	**I1.5**	**I1.4**	**I1.3**	**I1.2**	**I1.1**	**I1.0**
Default	X	X	X	X	X	X	X	X

The Output Port registers (registers 2 and 3) shown in Table 5 show the outgoing logic levels of the pins defined as outputs by the Configuration register. Bit values in this register have no effect on pins defined as inputs. In turn, reads from this register reflect the value that is in the flip-flop controlling the output selection, not the actual pin value.

Table 5. Registers 2 and 3 (Output Port Registers)

Bit	O0.7	O0.6	O0.5	O0.4	O0.3	O0.2	O0.1	O0.0
Default	1	1	1	1	1	1	1	1
Bit	**O1.7**	**O1.6**	**O1.5**	**O1.4**	**O1.3**	**O1.2**	**O1.1**	**O1.0**
Default	1	1	1	1	1	1	1	1

The Polarity Inversion registers (registers 4 and 5) shown in Table 6 allow polarity inversion of pins defined as inputs by the Configuration register. If a bit in this register is set (written with 1), the corresponding pin's polarity is inverted. If a bit in this register is cleared (written with a 0), the corresponding pin's original polarity is retained.

Table 6. Registers 4 and 5 (Polarity Inversion Registers)

Bit	N0.7	N0.6	N0.5	N0.4	N0.3	N0.2	N0.1	N0.0
Default	0	0	0	0	0	0	0	0
Bit	**N1.7**	**N1.6**	**N1.5**	**N1.4**	**N1.3**	**N1.2**	**N1.1**	**N1.0**
Default	0	0	0	0	0	0	0	0

The Configuration registers (registers 6 and 7) shown in Table 7 configure the directions of the I/O pins. If a bit in this register is set to 1, the corresponding port pin is enabled as an input with a high-impedance output driver. If a bit in this register is cleared to 0, the corresponding port pin is enabled as an output.

Table 7. Registers 6 and 7 (Configuration Registers)

Bit	C0.7	C0.6	C0.5	C0.4	C0.3	C0.2	C0.1	C0.0
Default	1	1	1	1	1	1	1	1
Bit	**C1.7**	**C1.6**	**C1.5**	**C1.4**	**C1.3**	**C1.2**	**C1.1**	**C1.0**
Default	1	1	1	1	1	1	1	1

Preliminary version

10 APPLICATION AND IMPLEMENTATION

Information in the following applications sections is not part of the RUNIC component specification, and RUNIC does not warrant its accuracy or completeness. RUNIC's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


10.1 Application Information

Applications of the RS29539-Q1 has this device connected as a slave to an I^2C master (processor), and the I^2C bus may contain any number of other slave devices. The RS29539-Q1 is typically in a remote location from the master, placed close to the GPIOs to which the master needs to monitor or control.

IO Expanders such as the RS29539-Q1 are typically used for controlling LEDs (for feedback or status lights), controlling enable or reset signals of other devices, and even reading the outputs of other devices or buttons.

10.2 Typical Application

Figure 31 shows an application in which the RS29539-Q1 can be used.



A. Device address is configured as 1110100 for this example.
B. P00, P02, and P03 are configured as outputs.
C. P01 and P04 to P17 are configured as inputs.
D. Pin numbers shown are for the TSSOP24 package.

Figure 31. Application Schematic

Preliminary version

10.2.1 Design Requirements

10.2.1.1 Calculating Junction Temperature and Power Dissipation

When designing with this device, it is important that the Recommended Operating Conditions not be violated. Many of the parameters of this device are rated based on junction temperature. So junction temperature must be calculated in order to verify that safe operation of the device is met. The basic equation for junction temperature is shown in Equation 1.

$$T_j = T_A + (\theta_{JA} \times P_d) \quad (1)$$

θ_{JA} is the standard junction to ambient thermal resistance measurement of the package, as seen in Thermal Information table. P_d is the total power dissipation of the device, and the approximation is shown in Equation 2.

$$P_d \approx (I_{CC_STATIC} \times V_{CC}) + \sum P_{d_PORT_L} + \sum P_{d_PORT_H} \quad (2)$$

Equation 2 is the approximation of power dissipation in the device. The equation is the static power plus the summation of power dissipated by each port (with a different equation based on if the port is outputting high, or outputting low. If the port is set as an input, then power dissipation is the input leakage of the pin multiplied by the voltage on the pin). Note that this ignores power dissipation in the $\overline{INT}$ and SDA pins, assuming these transients to be small. They can easily be included in the power dissipation calculation by using Equation 3 to calculate the power dissipation in $\overline{INT}$ or SDA while they are pulling low, and this gives maximum power dissipation.

$$P_{d_PORT_L} = (I_{OL} \times V_{OL}) \quad (3)$$

Equation 3 shows the power dissipation for a single port which is set to output low. The power dissipated by the port is the V_{OL} of the port multiplied by the current it is sinking.

$$P_{d_PORT_H} = (I_{OH} \times (V_{CC} - V_{OH})) \quad (4)$$

Equation 4 shows the power dissipation for a single port which is set to output high. The power dissipated by the port is the current sourced by the port multiplied by the voltage drop across the device (difference between V_{CC} and the output voltage).

10.2.1.2 Minimizing I_{CC} When I/O is Used to Control LED

When an I/O is used to control an LED, normally it is connected to V_{CC} through a resistor as shown in Figure 32. Because the LED acts as a diode, when the LED is off, the I/O V_{IN} is about 1.2 V less than V_{CC}. The ΔI_{CC} parameter in the Electrical Characteristics table shows how I_{CC} increases as V_{IN} becomes lower than V_{CC}. For battery-powered applications, it is essential that the voltage of I/O pins is greater than or equal to V_{CC} when the LED is off to minimize current consumption.

Figure 32 shows a high-value resistor in parallel with the LED. Figure 33 shows V_{CC} less than the LED supply voltage by at least 1.2V. Both of these methods maintain the I/O V_{IN} at or above V_{CC} and prevent additional supply current consumption when the LED is off.




Figure 32. High-Value Resistor in Parallel With LED

Preliminary version




Figure 33. Device Supplied by Lower Voltage

10.2.2 Detailed Design Procedure

The pull-up resistors, R_P, for the SCL and SDA lines need to be selected appropriately and take into consideration the total capacitance of all slaves on the I^2C bus. The minimum pull-up resistance is a function of V_{CC}, $V_{OL,max}$), and I_{OL} as shown in Equation 5.

$$R_{P(min)} = \frac{V_{CC} - V_{OL(max)}}{I_{OL}} \quad (5)$$

The maximum pull-up resistance is a function of the maximum rise time, tr (300 ns for fast-mode operation, f_{SCL} = 400 kHz) and bus capacitance, C_b as shown in Equation 6.


$$R_{P(max)} = \frac{t_r}{0.8473 \times C_b} \quad (6)$$

The maximum bus capacitance for an I^2C bus must not exceed 400pF for standard-mode or fast-mode operation. The bus capacitance can be approximated by adding the capacitance of the RS29539-Q1, C_i for SCL or C_{IO} for SDA, the capacitance of wires/connections/traces, and the capacitance of additional slaves on the bus.

Preliminary version

11 PACKAGE OUTLINE DIMENSIONS

TSSOP24 (3)




Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A (1)		1.100		0.043
A1	0.050	0.150	0.002	0.006
A2	0.800	0.950	0.031	0.037
b	0.190	0.300	0.007	0.012
c	0.100	0.200	0.004	0.008
D (1)	7.700	7.900	0.303	0.311
E (1)	4.300	4.500	0.169	0.177
E1	6.200	6.600	0.244	0.260
e	0.650 (BSC) (2)		0.026 (BSC) (2)	
L	0.500	0.750	0.020	0.030
H	0.250 (TYP)		0.010 (TYP)	
y	0.100		0.004	
θ	0°	8°	0°	8°

NOTE:


1. Plastic or metal protrusions of 0.15mm maximum per side are not included.
2. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
3. This drawing is subject to change without notice.

Preliminary version


QFN4X4-24 (4)



TOP VIEW



BOTTOM VIEW



SIDE VIEW

Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A (1)	0.700	0.800	0.028	0.032
A1	0.000	0.050	0.000	0.002
A2	0.500	0.600	0.020	0.024
A3	0.203 REF (2)		0.008 REF (2)	
b	0.200	0.300	0.008	0.012
D (1)	3.900	4.100	0.154	0.161
E (1)	3.900	4.100	0.154	0.161
D2	2.650	2.750	0.104	0.108
E2	2.650	2.750	0.104	0.108
e	0.500 BSC (3)		0.020 BSC (3)	
L	0.300	0.400	0.012	0.016


NOTE:

1. Plastic or metal protrusions of 0.075mm maximum per side are not included.
2. REF is the abbreviation for Reference.
3. BSC (Basic Spacing between Centers), "Basic" spacing is nominal.
4. This drawing is subject to change without notice.

Preliminary version

12 TAPE AND REEL INFORMATION

REEL DIMENSIONS **TAPE DIMENSION**



NOTE: The picture is only for reference. Please make the object as the standard.

KEY PARAMETER LIST OF TAPE AND REEL

Package Type	Reel Diameter	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P0 (mm)	P1 (mm)	P2 (mm)	W (mm)	Pin1 Quadrant
TSSOP24	13”	16.4	6.95	8.30	1.60	4.0	8.0	2.0	16.0	Q1
QFN4X4-24	13”	12.4	4.40	4.30	1.30	4.0	8.0	2.0	12.0	Q2

NOTE:
1. All dimensions are nominal.
2. Plastic or metal protrusions of 0.15mm maximum per side are not included.

Preliminary version

IMPORTANT NOTICE AND DISCLAIMER

Jiangsu RUNIC Technology Co., Ltd. will accurately and reliably provide technical and reliability data (including data sheets), design resources (including reference designs), application or other design advice, WEB tools, safety information and other resources, without warranty of any defect, and will not make any express or implied warranty, including but not limited to the warranty of merchantability Implied warranty that it is suitable for a specific purpose or does not infringe the intellectual property rights of any third party.

These resources are intended for skilled developers designing with RUNIC products You will be solely responsible for: (1) Selecting the appropriate products for your application; (2) Designing, validating and testing your application; (3) Ensuring your application meets applicable standards and any other safety, security or other requirements; (4) RUNIC and the RUNIC logo are registered trademarks of RUNIC INCORPORATED. All trademarks are the property of their respective owners; (5) For change details, review the revision history included in any revised document. The resources are subject to change without notice. Our company will not be liable for the use of this product and the infringement of patents or third-party intellectual property rights due to its use.

Preliminary version